Refine
Year of publication
- 2017 (9) (remove)
Document Type
- Conference Proceeding (6)
- Patent (2)
- Article (1)
Has Fulltext
- no (9)
Keywords
- Channel estimation (1)
- Decoding (1)
- Error correction codes (1)
- Flash memories (1)
- Integrated circuit reliability (1)
Institute
Method and device for error correction coding based on high-rate generalized concatenated codes
(2017)
Field error correction coding is particularly suitable for applications in non-volatile flash memories. We describe a method for error correction encoding of data to be stored in a memory device, a corresponding method for decoding a codeword matrix resulting from the encoding method, a coding device, and a computer program for performing the methods on the coding device, using a new construction for high-rate generalized concatenated (GC) codes. The codes, which are well suited for error correction in flash memories for high reliability data storage, are constructed from inner nested binary Bose-Chaudhuri-Hocquenghem (BCH) codes and outer codes, preferably Reed-Solomon (RS) codes. For the inner codes extended BCH codes are used, where only single parity-check codes are applied in the first level of the GC code. This enables high-rate codes.