Fakultät Elektrotechnik und Informationstechnik
Refine
Year of publication
Document Type
- Conference Proceeding (10)
- Report (6)
- Master's Thesis (4)
- Bachelor Thesis (3)
- Study Thesis (2)
- Working Paper (2)
- Article (1)
- Doctoral Thesis (1)
- Preprint (1)
Keywords
- Alterung (1)
- Amateurfunk (1)
- Antenne (1)
- Arbitration (1)
- Arbitrierung (1)
- Artificial Neural Network (1)
- Artificial Neural Networks (1)
- Artificial intelligence (1)
- Bahnplanung (1)
- Betriebsalterung (1)
Institute
In this paper, we propose a novel method for real-time control of electric distribution grids with a limited number of measurements. The method copes with the changing grid behaviour caused by the increasing number of renewable energies and electric vehicles. Three AI based models are used. Firstly, a probabilistic forecasting estimates possible scenarios at unobserved grid nodes. Secondly, a state estimation is used to detect grid congestion. Finally, a grid control suggests multiple possible solutions for the detected problem. The best countermeasures are then detected by evaluating the systems stability for the next time-step.
Since its first edition in 2008, the Workshop on Metallization and Interconnection for Crystalline Silicon SolarCells has been a key event where knowledge in the critical fields of crystalline silicon solar cell metallization andinterconnection is shared between experts from academia and industry. It has become a highly recognized event forthe quality of the contributions, the lively Q&A sessions, and the exceptional networking opportunity.The situation with the Covid-19 pandemic made organizing the 9th edition as an in-person event impossible andforced us to reconsider the event format. The event took place virtually on October 5th and 6th 2020. We used aninnovative online platform that enabled not only presentations followed by Q&A but also more informal interactions,where participants could see and talk directly to other participants. 120 experts from 22 countries took part andattended 21 contributions presented live. In spite of a few technical glitches, the workshop was successful and thegoals of exchanging on the state-of-the-art in research/industry and connecting experts in the field were achieved.All presentations are available on www.miworkshop.info as .pdf documents. These proceedings contain asummary of the 9th edition (MIW2020) and peer-reviewed papers based on the workshop contributions. The organizerswish to thank the members of the Scientific Committee for the time spent reviewing the MIW2020 abstracts andproceedings. The organizers also wish to thank again the sponsors and supporters for their financial contributionswhich made the 9th Workshop on Metallization and Interconnection for Crystalline Silicon Solar Cells possible.
Summary of the 9th workshop on metallization and interconnection for crystalline silicon solar cells
(2021)
The 9th edition of the Workshop on Metallization and Interconnection for Crystalline Silicon Solar Cells was held as an online event but nevertheless reached the workshop goals of knowledge sharing and networking. The technology of screen-printed contacts of high temperature pastes continues its fast progress enabled by better understanding of the phenomena taking place during printing and firing, and progress in materials. Great improvements were also achieved in low temperature paste printing and plated metallization. In the field of interconnection, progress was reported on multiwire approaches, electrically conductive adhesives and on foil-based approaches. Common to many contributions at the workshop was the use of advanced laser processes to improve performance or throughput.
SyNumSeS is a Python package for numerical simulation of semiconductor devices. It uses the Scharfetter-Gummel discretization for solving the one dimensional Van Roosbroeck system which describes the free electron and hole transport by the drift-diffusion model. As boundary conditions voltages can be applied to Ohmic contacts. It is suited for the simulation of pn-diodes, MOS-diodes, LEDs (hetero junction), solar cells, and (hetero) bipolar transistors.
Überlegungen im Rahmen der Energiewende bezüglich der zukünftigen Technologieplattformen und Infrastrukturen der Energieversorgung müssen als wichtigen ökonomischen Faktor die zukünftig zu erwartenden Kosten dieser Technologien und Infrastrukturen einbeziehen. Hierbei spielen regelmäßig auch Überlegungen bzgl. der jeweils zugrunde liegenden Skaleneffekte eine große Rolle, sowohl in ihrer Variante als statische als auch dynamische Skaleneffekte. Häufig mangelt es einschlägigen Darstellungen dieser Aspekte jedoch an einer präzisen Unterscheidung der verschiedenen Ausprägungen von Skaleneffekten; dies gilt insbesondere auch für die konkrete Ausprägung als Größendegressionseffekt. Daher wird in diesem Papier eine systematische Klärung der entsprechenden Zusammenhänge speziell für Technologien des Energiesektors vorgenommen.
This paper introduces the concept of Universal Memory Automata (UMA) and automated compilation of Verilog Hardware Description Language (HDL) code at Register Transfer Level (RTL) from UMA graphs for digital designs. The idea is based on the observation that Push Down Automata (PDA) are able to process the Dyk-Language - commonly known as the balanced bracket problem - with a finite set of states while Finite State Machines (FSM) require an infinite set of states. Since infinite sets of states are not applicable to real designs, PDAs appear promising for types of problems similar to the Dyk-Language. PDAs suffer from the problem that complex memory operations need to be emulated by a specific stack management. The presented UMA therefore extends the PDA by other types of memory, e.g. Queue, RAM or CAM. Memories that are eligible for UMAs are supposed to have at least one read and one write port and a one-cycle read/write latency. With their modified state-transfer- and output-function, UMAs are able to operate user-defined numbers, configurations and types of memories. Proof of concept is given by an implementation of a cache coherency protocol, i.e. a practical problem in microprocessor design.
