Externer wissenschaftlicher Fachvortrag oder Poster
Refine
Year of publication
Document Type
- Conference Proceeding (75)
- Other Publications (19)
- Preprint (1)
Language
- English (95) (remove)
Keywords
- Agenda 2030 (1)
- Bernstein polynomial (1)
- Cauchon algorithm (2)
- Checkerboard ordering (1)
- Checkerboard partial ordering (1)
- Complex interval (1)
- Complex polynomial (1)
- Corrosion Resistance (1)
- Cyclic sign variation (1)
- Digital Architecture (1)
Institute
- Fakultät Bauingenieurwesen (2)
- Fakultät Elektrotechnik und Informationstechnik (1)
- Fakultät Informatik (3)
- Fakultät Maschinenbau (3)
- Institut für Angewandte Forschung - IAF (2)
- Institut für Strategische Innovation und Technologiemanagement - IST (3)
- Institut für Werkstoffsystemtechnik Konstanz - WIK (1)
- Institut für Werkstoffsystemtechnik Thurgau - WITg (8)
- Konstanz Institut für Corporate Governance - KICG (1)
This paper introduces the concept of Universal Memory Automata (UMA) and automated compilation of Verilog Hardware Description Language (HDL) code at Register Transfer Level (RTL) from UMA graphs for digital designs. The idea is based on the observation that Push Down Automata (PDA) are able to process the Dyk-Language - commonly known as the balanced bracket problem - with a finite set of states while Finite State Machines (FSM) require an infinite set of states. Since infinite sets of states are not applicable to real designs, PDAs appear promising for types of problems similar to the Dyk-Language. PDAs suffer from the problem that complex memory operations need to be emulated by a specific stack management. The presented UMA therefore extends the PDA by other types of memory, e.g. Queue, RAM or CAM. Memories that are eligible for UMAs are supposed to have at least one read and one write port and a one-cycle read/write latency. With their modified state-transfer- and output-function, UMAs are able to operate user-defined numbers, configurations and types of memories. Proof of concept is given by an implementation of a cache coherency protocol, i.e. a practical problem in microprocessor design.
Tourist tracking
(2015)
Adjusting the friction response of the wheel-rail interface is a key factor in the mitigation of wear and rollingcontact fatigue (RCF) in rails. The use of top-of-rail (TOR) friction conditioners has the potential to reduce maintenance costs significantly. Unfortunately, conflicting results on the use of commercial TOR conditioners have been presented in the literature. In this work, the performance of commercial TOR conditioners and a laboratory-made formulation were tested, both on the lab scale and in field measurements. Friction results are discussed together with the structural and chemical analysis of the tested materials.
The Role of Support-Activities for the successful Implementation of Internal Corporate Accelerators
(2018)
Vortrag